Synthesis of IDDQ-Testable Circuits: Integrating Built-in Current Sensors by Wunderlich, H J et al.
SYNTHESIS OF IDDQ-TESTABLE CIRCUITS: 
INTEGRATING BUILT-IN CURRENT SENSORS 
H.-J. Wunderlichl, M. Herzogl 
J. Figueras2, J.A. Carrasco2, and A. Calder6n2 
(1)Institute of Computer Structures, University of Siegen, 
Hoelderlinstr. 3,57068 Siegen, Germany 
(2)Department of Electronics Engineering, Universitat Politecnica de Catalunya, 
Diagonal 647, plta. 9,08028 Barcelona, Spain 
Abstract 
"On-Chip" IDDQ testing by the incorporation of Built- 
In Current (BIC) sensors has some advantages over "off- 
chip" techniques. However, the integration of sensors 
poses analog design problems which are hard to be sol- 
ved by a digital designer. The automatic incorporation of 
the sensors using parameterized BIC cells could be a pro- 
mising alternative. The work reported here identifies 
partitioning criteria to guide the synthesis of I D D Q -  
testable circuits. The circuit must be partitioned, such 
that the defective IDDQ is observable, and the power 
supply voltage perturbation is within specified limits. In 
addition to these constraints, also cost criteria are consi- 
dered: circuit extra delay, area overhead of the BIC sen- 
sors, connectivity costs of the test circuitry, and the test 
application time. The parameters are estimated based on 
logical as well as electrical level information of the tar- 
get cell library to be used in the technology mapping 
phase of the synthesis process. The resulting cost func- 
tion is optimized by an evolution-based algorithm. When 
run over large benchmark circuits our method gives 
significantly superior results to those obtained using 
simpler and less comprehensive partitioning methods. 
1 Introduction 
The test methodology based on the observation of 
the quiescent current (IDDQ) complements logic (vol- 
tage) testing in CMOS technologies. The quiescent 
current consumed by the IC is a good indicator of the 
presence of a large class of defects escaping logic test 
[l-61. On-chip Built-In Current (BIC) sensors have been 
proposed to overcome some of the problems encoun- 
tered in off-chip IDDQ testing: long testing times and 
low discrimination of small defective currents. These 
This work has been performed within the framework of the 
ESPRIT Project 7107 Archimedes 
problems can be solved by partitioning the Circuit 
Under Test (CUT) in subcircuits, each provided with a 
BIC sensor. In recent years, different BIC sensors have 
been proposed [7-111. Some BIC sensors (i.e. pn juncti- 
ons or bipolar devices) introduce a voltage drop during 
transient switching which can be unacceptable in some 
applications due to its effects in delay and noise mar- 
gin reduction. For these applications the BIC sensors 
have to incorporate a bypass element so that the per- 
turbation in the virtual ground is below a certain maxi- 
mum. 
The class of BIC sensors considered in this paper is 
illustrated in figure 1. The BIC sensor includes a sen- 
sing device, a bypass MOS switch and a detection cir- 
cuitry. A control signal C is applied to the gate of the 
bypass MOS device. During normal operation, C = 1, 
turns the MOS on. During testing, first C is set to 1 and 
a test pattern is applied to the CUT. When the transient 
iDD current has decayed, C is set to 0, turning the 
MOS off, and the sensing device produces a voltage 
signal which is processed by the detection circuitry to 
produce a PASSFAIL signal, depending on whether 
the sensed IDDQ falls below/above a given threshold 
value I D D Q , ~ ~ .  Several sensing devices can be used [7- 
121, each with its advantages and disadvantages. This 
kind of testability enhancement may cause extra delay 
and area overheads as well as a reduction of the noise 
immunity margins [8,9,12,13,15], and the objective of a 
sophisticated BIC sensor placement should be minimi- 
zing these drawbacks. 
I m - t e s t  of large CUTS cannot be done effectively 
using a single BIC sensor. One obvious reason is the 
need for an appropriate discriminability. Effective test 
of defects in CMOS typically requires IDDQ,th = IPA 
and non defective IDDQ currents of large circuits can be 
larger than 1 PA. Also, the large parasitic capacitance 
introduced at the sensing node by the CUT and the sen- 
sing device adversely impacts test times. These pro- 
blems can be alleviated by partitioning the CUT into 
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groups of gates and introducing a BIC sensor for each 
L detection virtual GND - circuitry -
group [12,13]. 
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Figure 1: Architecture of a BIC sensor with a bypass device. 
Fine-grain partitions yield high discriminability and 
low test times but incur in high area overhead due to 
the (replicated) detection circuitry, extra routing 
caused by the introduction of the virtual rail and routing 
among BIC sensors. Coarse-grain partitions have 
smaller area overheads but give smaller discrimina- 
bilities and longer test times. In addition, the ,,shape" 
of the groups can have a great influence on the required 
BIC sensor area. This is illustrated in figure 2, which 
shows two different partitions for a CUT with a two-di- 
mensional array structure involving three cell types. 
Partition 1 has an average maximum iDD in each group 
smaller than partition 2 as the three cells C1, C2, C3 
will not switch in parallel; thus, using partition 2, the 
switching devices have to be greater to guarantee the 
same limits of the virtual rail perturbation, and partition 
1 should be preferred. 
Finding good partitions for IDDQ testability is a 
complex problem where discriminability between faulty 
and fault free current, area overhead, delay degradation 
and test application time have to be considered. In this 
paper we propose an evolutive optimization method for 
minimizing a cost function subject to restrictions. The 
constraints are discriminability and virtual rail perturba- 
tion. The cost function is obtained by weighting estima- 
tors of the different costs involved in the trade-off. 
These estimators make an appropriate trade-off bet- 
ween accuracy and computation complexity and are 
evaluated using parameterized electrical level informa- 
tion of the target technology. The rest of the paper is 
organized as follows. Section 2 states formally the par- 
titioning problem and its constraints. Section 3 de- 
scribes the estimators used in the cost function. Section 
4 surveys the evolution optimization algorithm. The ex- 
perimental results discussed in section 5 show the su- 
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Figure 2: Two partitions illustrating the impact of the group 
shape in BIC sensor area. 
2. Problem statement and constraints. 
To set-up formally the partitioning problem, the 
CUT is modelled by a directed graph C = (G, T ) ,  where 
G is the set of gates and T includes the connections 
among the gates. .4 partition Il of G is a collection 
{ M I ,  ..., Mk} of disjoint groups of gates (modules) co- 
vering G (U;"=, M = G). Each gate is completely 
included in one group, hence no transistor group is split 
among groups, avoiding potential latchup problems 
[11,14]. Let I D D Q , ~ ~  be the minimum defective IDDQ 
current which has to be detected and let I D D Q , ~ , ,  be 
the maximum non-defective current of module M, The 
discriminability for M, is defined as 
'DDQ.rh 2 d .  
IDDQ.nd.1 
4 (4 1 = 
For the feasibility of an IDDQ test, d > 1 is required, 
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and a typical value is 10. This restriction can be ex- 
pressed by a constraint evaluation function defined on 
the set of all possible partitions P as r :  P -+ (0,l) with 
K 
V d ( M i )  2 d 
i=l 
r ( n )  = 1 
The other targets concerning speed and area can be 
described by a global cost function C on each parti- 
tion. It is defined as C: P -+ R in terms of the relative 
weights ai of the metrics c i :  
n 
i=l 
The parameters defined above allow establishing 
the global cost function for optimization in the design 
space Speed-Area-Testability according to different 
priorities reflected on the values of the weight factors 
ai. Constraints and costs lead to a partitioning problem 
as follows: 
Partitioning Problem PART-IDDQ : Find a parti- 
tion ll* satisfying the constraints r (I l*)  and at the 
same time minimizing the global cost function 
c(n*). 
In general, this problem is NP-hard, and heuristics 
to find acceptable solutions are proposed. In addition, 
the precise evaluation of the constraints and the cost 
functions are electrical level problems which are not 
solvable in acceptable time except for very small cir- 
cuits. In the next section, approximate estimating pro- 
cedures are presented using the gate level description 
of the CUT and the target cell library. 
3 Maximum current and cost estimators 
In this section a set of estimators for the variables 
necessary to evaluate the constraints and costs at logic 
level are proposed. A target cell library fully characte- 
rized at electrical level is assumed available. 
3.1 
A perturbation of the Virtual Ground (Virtual VDD) 
is caused by the incorporation of the I ~ S Q  (IDDQ) BIC 
sensors. This variation of the power supply voltage cau- 
ses a reduction of the noise immunity margins. In addi- 
tion, circuits with memory elements may loose the 
memorized information. The worst perturbation occurs 
during switching when the current is maximal. A con- 
straint put on this voltage dropping is usual for choosing 
the size of the BIC sensors. The voltage dropping de- 
pends on the maximum transient current fD,,,,,j 
through module Mi and on the sensor area. 
For each module Mi the maximum transient current 
Area overhead due to BIC sensing. 
is estimated by the maximum number of 
gates or modules switching simultaneously. In order to 
estimate a value at logic level we assume that all 
gates located at the same depth on different paths, 
switch in a way that their maximum currents add. This 
is a pessimistic assumption as we do not consider paths 
possibly blocked. This simplifies the problem, and only 
the possible paths of all transitions and the maximum 
simultaneity of transitions are identified. For each gate 
gi all possible Li transition paths and the times of 
transition . .  arrival are determined. In this way a set of in- 
tegers ti, ti , .  . ., t& , ..., t'pL, is computed indicating the 
possible times of transitions at the gate gi  for each 
path Pk, where k:= 1 ,..., Li .  An upper limit of 
max(iDD} of a group Mi of gates is computed by 
1 
The estimate for fDD,mm,, is approximate and 
pessimistic, but is computationally efficient enough to 
allow exploration of a large number of partitions in 
reasonable amounts of CPU time. 
Let R s , ~  be the ON resistance of the BIC sensor of 
M i ,  the maximum virtual rail perturbation can be ap- 
proximated by Rs,i * fDD,m,,i.  The maximum virtual 
rail perturbation of each module is limited to a given 
predefined value r , yielding 
* 
Since the requirements for r are typically very 
stringent (between l00mV and 300mV) the impact of 
the feasible R s , ~  on the delay of the CUT tends to be 
small. Then, to simplify the optimization problem we 
take: 
* . 
I Rs,i = , l 4 i I K .  
The sensor area cost estimator is computed using an 
area model of the form 4 +A,  I R s  for each BIC 
sensor, where the term 4 accounts for the detection 
circuitry and the term AI I Rs accounts for the sensing 
element and the bypass device. This gives 
DD, max,i 
As all components of the objective function should 
have similar range and variation for optimization 
reasons we actually compute 
CI (II):= log(A) 
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3.2 Delay overhead due to BIC sensors. 
The delay overhead cost is computed as: 
where D is the delay of the circuit without BIC sensors 
and DBIC is the delay of the circuit with BIC sensors. 
Both delays are computed using a longest path algo- 
rithm. The gate delays DBIc(g, t )  (these delays are 
time grid functions) used for DBIC are obtained from 
the nominal gate delays (without BIC sensor) D ( g )  
and degradation factors 6(g, t )  as 
The gate delay degradation factor 6(g, t )  is ob- 
tained using a second order electrical network model 
having as parameters Rs (the BIC sensor ON resi- 
stance), Cs (the parasitic capacitance at the virtual 
rail node), Cg (the equivalent capacitance at the out- 
put of g) ,  Rg (an average equivalent ON resistance for 
the discharging network of a gate of the CUT), and 
n ( t )  (the activity-number of simultaneously switching 
gates at time t ) .  With these assumptions the expres- 
sion for the gate delay degradation becomes 
The interconnection costs are divided into costs for 
linking the BIC sensors to the gates within each mo- 
dule, and the costs for connecting the BIC sensors of 
all modules by the test clock and test output. The mo- 
dule interconnection costs take into account the diffi- 
culty in sensing gates placed in remote locations. The 
separation parameter S(g j ,g j )  of two gates gj  and g j  
is the minimum number of nodes traversed when going 
from gj to g j  in the undirected graph of the logic cir- 
cuit. If S(gj,gj) exceeds a certain parameter say p ,  or 
if no path exists between gj  and g j ,  we set 
The separation parameter S ( M )  of a module M is 
defined as the sum of the separation parameters of all 
gate pairs: 
S(gi,gj):= P .  
R; .Rj  E M  
Intuitively, the parameter decreases if many nodes of 
S ( M )  are connected, and it is minimum if M is a 
clique of the undirected circuit graph. 
The overall interconnection cost of a partition El of 
K groups of gates Mk where k = 1,. . ., K can be esti- 
mated by: 
K 
S(n) = S(Mk >. 
k=l 
As a cost function we use 
c3 (El): = log( S( n)). 
The calculation time for this metric grows quadra- 
tically with the number of gates of each partition group 
Mk. Since, in practice, the number of gates of a par- 
tition group is relatively small the problem is not too 
severe. 
As also the sensors must be interconnected by the 
test clock line and the test signal line we use 
~,(n):= K .
3.4 Test application costs. 
The test application time of a precomputed test vec- 
tor set of the global CUT is estimated. Since the propo- 
sed partitioning approach does not modify the logic 
structure, the test vector set needed to achieve a cer- 
tain quality goal, does not change. However, the time 
required for each vector may be significantly different 
due to different IDDQ settling times for different parti- 
tions. 
For the test application time we use 
were DiIc  is the sum of DBIc and a term A(zi) ac- 
counting for the iDD decay time and the sensing time, 
estimated from SPICE level simulations as a function 
of the BIC sensor time constant ZS,~ = Rs,iCs,i ((2s.; is 
the parasitic capacitance at the virtual rail of group 
Mi ). 
4 Partitioning Algorithm 
Looking for a partition that satisfies condition r(n) 
and minimizes the cost function is a very complex, NP- 
hard optimizing problem, and it is impossible to 
evaluate the cost function C(n) for all the partitions. 
Also evaluating C(n) for a single partition is rather 
complex as it varies between O(n)  and O(m;) where 
mi is the size of a module. 
Hence a heuristic algorithm is needed which 
evaluates just a moderate number of partitions but is 
not caught in a local minimum. A variety of algorithms 
has been proposed for such kind of problems (force-dri- 
ven, simulated annealing, Monte Carlo, genetic, e. g.), 
in this paper an evolution-based algorithm is applied. 
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4.1 Solving combinatorial problems by 
evolution based algorithms 
For controlling the optimization steps an evolution- 
based algorithm is adapted [17,18,19]. A single cycle of 
such an algorithm consists of three steps repeated suffi- 
ciently often: recombination, mutation, and selection. 
Recombination: A population consists of a number 
of individuals called parents which correspond to parti- 
tions in our case. These parents produce descendants by 
recombining their attributes. In our case it turned out 
that this step should be simplified such that just one pa- 
rent is sufficient for a child, and recombination is just 
duplication. 
Mutation: The child partitions are modified ran- 
domly corresponding to certain rules. These rules en- 
sure that the modified partition is still in the neighbour- 
hood of the original one. 
Selection: The individuals produced so far are 
evaluated. The best of them are the parents in the next 
cycle. 
The convergence of this procedure depends on the 
start population, and on the set of control parameters 
used. 
4.2 Adaptation to PART-IDDQ 
The start partitions are determined by simplifying 
the cost function such that just cl(l7) (area overhead) 
and cz(Il) (delay overhead) are considered. First the 
appropriate module size is estimated. This can be done 
by evaluating cl(Il) and c,(Il) by average numbers 
for the required parameters and by abstraction from 
structural information. Then gates are clustered to mo- 
dules as follows: starting from a gate close to a primary 
input gate, chains are formed towards a primary output. 
The process stops if this path reaches a primary output, 
or if there is no free gate anymore, or if the maximum 
module size is reached. Modules are formed as long as 
there are free gates. Using different chains the required 
number of start partitions is constructed. 
The evolution cycle is controlled by a set of para- 
meters as proposed in [ 18,193 : 
CL: Number of parents 
h: Number of children per parent 
x:  Number of Monte Carlo descendants 
0: Maximum lifetime 
m: Maximum number of gates to be 
moved 
E: Variation of m 
The evolution cycle starts with p different start par- 
titions Ill,. . . , I l p  . Children are generated by copying 
each of the parent individuals A times, and by muta- 
tion afterwards. 
The mutation scheme for each of the ( p * A )  de- 
scendants is as follows: A module Mifart from the par- 
tition I?:= { M : ,  . . . , M i i }  is selected, and the number 
mbpu,&ry of its boundary gates is determined. A gate of 
Mifarf is a boundary gate if it is directly connected to a 
gate outside Mifar f .  As a uniformly distributed random 
variable we select  the actual  number 
mmove E {I ,..., min{m,m~oundary)) of gates to be moved. 
The m,,,, gates are chosen randomly, and put into the 
target module they are connected with. If they are 
connected with several target modules a random one is 
chosen. 
In addition to these ( p * A )  mutated children, 
(p *x) Monte-Carlo children are generated. Again, 
each parent individual is copied x times. A random 
number of gates of a random module AIsfart is moved 
into a random module Mfareet. The random variation of 
these descendants is higher compared with mutations, 
and they reduce the probability of being caught in a lo- 
cal minimum. If all gates of M,,, are moved, this 
module is deleted. After gate moving, costs are recom- 
puted just for the modified modules, and the global 
costs of the partition are updated. As not the entire cost 
function has to be recomputed, the partitions generated 
this way can be evaluated very efficiently. 
After exchanging gates, the step width of mutation 
m is recomputed for each descendant. The new m is 
subject to normal distribution with variance E around 
the m of step before. This scheme results in 
(1 + A + x )  * p partitions. During selection, all parent 
individuals older than o generations are deleted. Out 
of the remaining ones, the p partitions with best cost 
functions are selected as parents for the next cycle. 
i 
4.3 Example 
The partitioning steps are illustrated using the 
ISCAS85 benchmark circuit C17 as an example [16]. 
First start partitions Ill,. . , lIp have to be constructed 
as described above, figure 4 shows partition Ill. The 
recombination step creates partition Il: by duplicating 
Ill. During mutation Msfarf := (4,6) is selected ran- 
domly, and the boundary gates Sboud:= {g4,&} are 
determined. Randomly m,, = 1 and g4 as gates to be 
moved are chosen. With Mfarger = (2,3) the descendant 
is shown in figure 4. During the next generation the al- 
gorithm creates partition Il:, M,,,: = (2,3,4) is selec- 
ted and the boundary set becomes Sbound = {g2, g3, g4 1 . 
Then gate g3 moves to module (6) (figure 5). For the 
last step the algorithm selects module (3,6) of n:. 
Now both gates g3, g4 move to their specific destina- 
tion-modules and module (3,6) becomes empty. After 
these 3 generations the partition Ilf consists of two 
modules (1,3,5), (2,4,6) and is the optimum partition 
for C17. 
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I5 I4 I3 I2 I1 
02 0 3  
I5 I4 I3 I2 I1 
02 0 3  
I5 I4 I3 I2 I1 
02 0 3  
Figure 5: IIi = {(1,5)(2,4)(3,6)], IIf = {(1,3,5)(2,4,6)} 
5 Experimental Results 
In this section we present a straightforward method 
for standard partitioning, and we compare the results of 
the methods discussed so far. 
The process of standard partitioning starts with a 
gate as near to a primary input as possible. New gates 
are added until a specified size of the module is gene- 
rated, the module size can be determined electrically 
as described in section 3, in our case we take the num- 
bers obtained by the evolution based algorithm. The 
new gate added is that gate whose path length to all 
the gates already clustered gives a minimum sum. If 
there are multiple choices, a gate of this set is selected 
such that the path lengths to all the gates not yet 
clustered give a maximum sum. A partition generated 
this way contains modules such that their gates are 
connected most closely. 
5.1 Partitioning the ISCASS5 Circuits 
As all components of the cost function should have 
similar range and variation for optimization reasons and 
in order to obtain IDDQ-testable circuits with minimal 
area-overhead which still satisfy performance require- 
ments, the following weight factors were chosen: 
C(n) = 9 * c1 (n) + IO5 * c2 (n) + c,(n) 
+ c4 (n) + 10 * c5 (n) 
The evolution-based algorithm was applied to the 
ISCAS85 circuits using this cost function until the re- 
sults converged to a stable value. computing time de- 
pends on the start population, and is not deterministic. 
But even for the largest circuit convergence was ob- 
tained within a few hours on a Sun Sparc workstation. 
The results are listed in table 1. 
A standard partitioning needs from 14.5% to 30.6% 
more hardware for BIC sensors than the optimal parti- 
tioning of the evolution based algorithm, but does not 
show any improvement in system performance and test 
circuit 11 C1908 1 C2670 I C3540 I C5315 I C6288 I C7522 
#modules II 2 I 3 I 4 I 6 I 5 I 6 
area of BIC sensors 
sensor area overhead 
standard 1.08E+6 5.67E+5 2.79E+6 2.87E+6 9.19E+5 5.65E+6 
8.27E+5 4.95E+5 2.27E+6 2.29E+6 7.30E+5 4.72E+6 
or stan- 30.6% 14.5% 22.9% 25.3% 25.9% 19.7% 
evolution 
5.95E-2 
evolution 5.94E-2 
Table 1 : Results of standard partitioning and evolution-based partitioning. 
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performance. Delays and application times are given as 
percentage how the incorporation of BIC sensors slows 
down performance. The area of the BIC sensors is given 
in units whose actual size depends on technology. As 
technology mapping is not carried out so far wiring is 
not considered. Since both in case of the standard and 
the evolution-based approach the number of modules is 
the same, the actual routing costs are not expected to 
differ significantly. 
6. Conclusions 
Partitioning criteria are established for guiding the 
automated design of IDDQ-testable circuits. They are 
expressed by a multi-target objective function to be op- 
timized by an evolution-based algorithm. Circuit extra 
delay, area overhead of the BIC sensors, connectivity 
costs of the test circuitry, and the test application time 
are considered as cost criteria. The parameters are 
estimated based on logical as well as electrical level 
information of the target cell library to be used in the 
technology mapping phase of the synthesis process. For 
the benchmark circuits investigated, the final design is 
superior to results of a standard partitioning. So far only 
resynthesis for including BIC sensors has been conside- 
red. Next step is controlling the logic synthesis proce- 
dure such that the presented cost function is considered 
at the early beginning. 
7. Glossary 
BIC: 
CUT, C: 
n: 
gi: 
M: 
n:={Gi,  ..., G K } :  
d: 
r: P -+ (0,l): 
ai : 
CI : 
C :  
r :  
Li : 
tf : 
ASj 
6 S l C  : 
built-in current sensor 
circuit under test 
number of gates of CUT 
gate number i 
group of gates (module) 
partition, disjoint group of 
gates 
discriminability of faulty and 
fault-free case 
constraints 
weight factor 
cost function 
global cost function 
maximum virtual ground 
perturbation 
transition path 
transition time for path j 
area for BIC sensor i 
delay with connected BIC 
sensor 
delay without BIC sensor 
forced separation parameter 
number of parents 
h: 
x: 
0: 
m: 
E: 
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